



LIN

Bus Shunt

Slave Node Position Detection

Revision 1.0

© LIN Consortium, 2008.

LIN is a registered Trademark ®. All rights reserved.



DISCLAIMER

This specification as released by the LIN Consortium is intended for the purpose of information only and is provided on an "AS IS" basis only and cannot be the basis for any claims. The LIN Consortium will not be liable for any use of this Specification. The unauthorized use, e.g. copying, displaying or other use of any content from this document is a violation of the law and intellectual property rights.

The LIN Consortium and its members make no representation or assurance that the standard can be practiced without infringing the intellectual property rights of members of the LIN consortium or of third parties. Each user of this standard (whether or not a member of the LIN consortium) bears its own responsibility to determine if its implementation infringes intellectual property rights of third parties, and each user is responsible for acquiring any patent or other intellectual property rights it may require to produce its products.

In particular, but without limitation, the LIN Consortium has been advised that ELMOS claims that patents EP 1490772 B1 and US 7,091,876 cover the implementation of this standard. No right or license to these patents is granted herein, and users must determine for themselves how to address these claims by ELMOS.

The LIN Consortium disclaims any and all warranties with respect to the subject matter of this standard, which is expressly delivered AS IS."



REVISION HISTORY

Issue	Date	Remark
Revision 1.0	2008-12-10	1 st release

TABLE OF CONTENTS

Disclaimer	2
Revision history	3
Table of Contents	4
1 Scope	5
1.1 REFERENCES	5
2 Requirements	6
3 Bus Shunt Method (BSM)	7
3.1 CONTENTS OF THIS CHAPTER	7
3.2 BUS ARCHITECTURE	7
3.3 PRINCIPLE	8
3.3.1 Location of the slave node positioning detection.....	9
3.4 PHYSICAL LAYER	9
3.4.1 Description of the needed components.....	9
3.4.2 LIN transceiver for BSM-nodes (principle)	9
3.4.3 Differential amplifier (principle).....	10
3.4.4 Signal acquisition chain (principle).....	11
3.4.5 Pull-up current sources 1 & 2.....	11
3.4.6 Timing Parameter	12
3.4.7 DC characteristics.....	12
3.4.8 Timing of the measurement sequence.....	13
3.4.9 Timing in the SNPD node	13
3.4.10 Timing including tolerances	14
3.5 SUB FUNCTIONS	14
3.6 CONFIGURATION FLOW.....	15
3.6.1 Position detection flowchart	16
3.6.2 Measurement position detection flowchart.....	17
3.6.3 BSM Setup Flow in Detail	18
3.7 EXAMPLE OF SETUPS OF A LIN BUS SYSTEM WITH BSM	21
3.7.1 Calculation of the pre selected slaves for step 5 + 6.....	21
3.7.2 Reference calculation of a system with 15 Standard- slaves	21
3.7.3 Calculation of a system with 15 BSM- slaves.....	22
3.7.4 Calculation of a system with 5 standard- and 10 BSM- slaves.....	23
3.8 LIMITATIONS IN USE	24

1 SCOPE

This document is intended to describe a method for the detection of the position of a particular slave node in a LIN network with equal built slaves. This does not limit the use of position detection to the method described here.

The document covers the Bus Shunt Method

1.1 REFERENCES

- [1] LIN Specification Package, Revision 2.1, 2006-11-24
- [2] Electromagnetic compatibility (EMC)- Part 4-2: Testing and measurement techniques - Electrostatic discharge immunity test, IEC 61000-4-2: 1995

2 REQUIREMENTS

The specified methods must provide a means to assign a slave node with a unique node address within the particular LIN network, which can be used to configure the nodes according to LIN 2.1.

Any Slave Node Position Detection method should not violate the LIN Specification. In case an SNPD method violates the LIN Specification, these violations are described in the following chapters with the respective method descriptions. The behavior is described in the chapter "Limitations in Use" of the respective method description.

3 BUS SHUNT METHOD (BSM)

3.1 CONTENTS OF THIS CHAPTER

This chapter gives a guideline for the design of a LIN system with standard slaves and slaves capable of node position detection via the Bus Shunt Method by only looking into the rules for the Bus Shunt Method (BSM) part of the system.

3.2 BUS ARCHITECTURE

The following diagram shows a bus architecture using the Bus Shunt Method (BSM).




Figure 3-1: Typical bus architecture

On the left side of the schematic the master node is terminating the LIN bus. Next to it is a standard LIN node followed by a BSM slave node and so on. The BSM slave nodes and standard LIN nodes may be arranged in any order. The start of the addressing sequence is initialized by the master node, with a command sent to the slaves telling them that the addressing sequence starts with the next break. During the next break each slave starts its own sequence. The sequence is divided up in switching the slave pull-up resistor and current sources on and off, measuring the offset current, making a pre-selection, and then at the end, selection of the last not addressed BSM slave node in the line. Each slave stores its new NAD and is now addressable over this new NAD. If all slaves have received their new NAD, the master can now program this information into the SNPD node with a separate programming command if NVM is available.

3.3 PRINCIPLE

The Bus Shunt Method (BSM) works as follows:

During a break the current on the LIN Bus depends on the position on the bus. The BSM is routing the LIN Bus through a shunt on the SNPD node in order to be able to measure the current of the LIN Bus. In order to have reproducible currents – independent of the supply voltage, the pull up resistors are switched off and current sources are switched on during this process in the following matter:

The break is divided into 7 steps, in which the current conditions on the bus change and the measurements take place:

1. During the first step all current sources and the pull up resistors of the involved SNPD nodes are switched off. This way only the pull up resistors of nodes not using the shunt method contributes to the current on the bus line.
2. During the second step each SNPD node measures the current flowing through the shunt of the SNPD node. The measured current is called I_{shunt_1} and is the offset current on the bus line.
3. During the third step, a pre selection of the slaves is done, for this, current sources 1 in all SNPD nodes are switched on. All nodes that have been already identified in a previous cycle keep all their current sources and pull up resistors switched off.
4. During the fourth step, each SNPD node measures again the current on the LIN Bus flowing through the shunt of the SNPD node. The measured current is called I_{shunt_2} . The value of the difference between this current (I_{shunt_2}) and the offset current (I_{shunt_1}) indicates, whether it could be one of the most distant SNPD nodes from the master. If the difference is below a specific value I_{Diff} the SNPD node is being considered as one of the last SNPD nodes in line. These SNPD nodes are called “pre-selected” SNPD nodes.
5. The next step is divided into two actions. First action (A), all not pre-selected SNPD nodes switch their current sources 1 off. Second action (B), all pre-selected SNPD nodes switch their current sources 2 on (The current sources 1 of the preselected SNPD nodes remain switched on. The pull up resistors of all SNPD nodes remain switched off.)
6. In the sixth step, the current through the SNPD node is measured again. The measured current is called I_{shunt_3} . If the difference between this current (I_{shunt_3}) and the offset current (I_{shunt_1}) is below a specific threshold value I_{Diff} the SNPD node is identified as the last not addressed SNPD node in the bus line. This SNPD node then stores the transmitted NAD in to its RAM and the master can now communicate with the SNPD node using this NAD.
7. During the seventh step, all current sources are switched off and all pull up resistors of the SNPD nodes are switched on, in order to resume to the normal bus mode.

3.3.1 Location of the slave node positioning detection

Figure 3-2 shows where the SNPD node sequence is located in the message.




Figure 3-2: SNPD node positioning detection

3.4 PHYSICAL LAYER

3.4.1 Description of the needed components

The position detection feature added to the normal LIN bus functionality allows a slave to detect if it is the last one in line without an address. The additional hardware resources needed for that purpose are a shunt resistor between the BUS_IN and a new output pin BUS_OUT of the slave and a circuitry that allows measuring the current in the bus shunt resistor. For the injection of a constant current during positioning detection two controlled current sources and the possibility to switch off standard pull-up are required.

3.4.2 LIN transceiver for BSM-nodes (principle)

The LIN transceiver consists of a transmit and a receive signal path. The receiver path is represented by a comparator that is comparing the bus signal against a mean reference voltage. The output of this comparator is the internal signal RXD. The transmit path consists of a low side driver between the bus line and ground. For a dominant bus signal this driver has to be activated over the internal TXD signal. Between TXD and the driver transistor additional circuitry for slew rate control and current limitation has been implemented. In order to comply with negative bus voltages referred to the local ground potential, a diode has been inserted in series to the output driver. Additionally a bus pull-up resistor together with a series diode between the bus line and V_{Sup} belongs to the standard LIN transceiver. In a BSM node this pull-up path is enabled over the internal control_1 signal. For the position detection capability, two additional current sources and diodes are also included in to the LIN transceiver. These sources may be enabled over the control signal 1 & 2. Together with the bus shunt resistor R_{SHUNT} it is possible for a slave node to determine its position on the LIN bus.

Remark: In normal Mode, the parameters of the LIN 2.1 specification are recommended. In applications, with un-powered nodes it is useful to reduce the value $I_{BUS_no_bat}$ to $1\mu A$, to reduce the quiescent current in the system (see LIN Physical Layer Spec. Rev. 2.1).

The following simplified schematic shows the BSM LIN bus transceiver circuitry:




Figure 3-3: Schematic of the BSM transceiver circuitry

3.4.3 Differential amplifier (principle)

The differential amplifier is sampling and amplifying the differential input voltage between BUS_IN and BUS_OUT. Between these two terminals the shunt resistor is measuring the bus current. The differential amplifier needs a low offset because of the low voltages across the shunt. If needed the gain of the amplifier could be temperature compensated, to compensate the temperature coefficient of the shunt resistor.

3.4.4 Signal acquisition chain (principle)

The comparison between the different current levels can be made with sample and hold circuits and comparators or digitally with an ADC (Analogue to Digital Converter).

The following block diagram (Figure 3-4) shows the needed components for an ADC realization:




Figure 3-4: Components contributing to the signal path using an A/D converter

The voltage over the shunt resistor is measured via a differential amplifier. In addition to the output signal of the differential amplifier the ADC maybe used for any additional auxiliary signals on the chip. The reference voltage of the ADC can be a band gap reference trimmed to the desired precision. If an SC-Amplifier (Switched Capacitor Amplifier) is used, the conversion process has to be synchronized to the clock signal. This synchronization can be done automatically by a conversion control block as soon as the differential amplifier is selected as input source.

3.4.5 Pull-up current sources 1 & 2

The pull-up current sources are intended to generate a predefined pull-up current on the bus line. For normal bus operation the pull-up current sources are not needed and therefore they are disabled.

3.4.6 Timing Parameter

no.	symbol	parameter	condition	min.	typ.	max.	unit
1	$t_{on_CS_1}$	Switching on time of current source 1	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			5	μs
2	$t_{off_CS_1}$	Switching off time of current source 1	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			1	μs
3	$t_{on_CS_2}$	Switching on time of current source 2	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			5	μs
4	$t_{off_CS_2}$	Switching off time of current source 2	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			1	μs
5	t_{on_Rpu}	Switching on time of the pull-up resistor	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			5	μs
6	t_{off_Rpu}	Switching off time of the pull-up resistor	Bus load conditions $C_{BUS} = 10nF$ $R_{BUS} = 500 \Omega$			1	μs
7	t_{MADC}	Measurement time ADC	The average value of at least 3 measurements are recommended			120	μs
8	T_{MDAC_PD}	Delay before the ADC measurement starts		10			μs
9	t_{PD}	Propagation delay of detecting the break and starting the action	Including the Propagation delay of the transceiver			5	μs
10	t_{mid}	Timing definition of Step 5 first action (A) and second action (B)	Time from begin of Step 5 first action (A) to begin of second action (B). (See Figure 3-5)	0,45	0,5	0,55	T-Bit

Table 3-1: Timing table

3.4.7 DC characteristics

no.	symbol	parameter	condition	min.	typ.	max.	unit
1	I_{CS_1}	Pull-up current source_1	2)	1		1,24	mA
2	I_{CS_2}	Pull-up current source_2	2)	3,15		3,85	mA
3	R_{shunt}	Bus shunt resistor in the slave	1)	0,65		1,25	Ω
4	I_{Diff}	Selection and Pre- selection		2,3		2,9	mA
5	R_{Slave}	pull-up resistor in a slave		20		60	K Ω
6	R_{Master}	pull-up resistor in the master		900		1100	Ω
7	I_{Bus_dom}	Driving current in dominant state	2)	40			mA

Table 3-2: DC Characteristics

- 1) This resistor could also be located externally
- 2) The transceiver in the master ECU must be capable to drive at least 40mA for 9 T-Bit after 4 T-Bit of the falling edge of the break field.

3.4.8 Timing of the measurement sequence

In order to receive a correct behavior of the complete system, all SNPD nodes using the Bus Shunt Method have to use the same timing. The timing of the different steps is defined in the following table. The oscillator of the slave has to fulfill the same accuracy as for a slave to slave communication defined in the LIN specification.

Step	Action	Start of action [T_{BIT}]
1	Switching off all Pull- Ups and all current sources	1 (Falling edge of break field)
2	Start offset measurement (I_{shunt_1})	2
3	Switching on current source 1	5
4	Start the measurement 1 (I_{shunt_2})	6
5	All not pre-selected (first action A) nodes switching off there current source_1 with the falling edge of the T_{BIT} signal. All pre selected SNPD (second action B) nodes are switching on their current source 2 with the rising edge of the T_{BIT} signal.	9
6	Start the measurement 2 (I_{shunt_3})	10
7	Switching off all current sources and switching on the pull-up	14

Table 3-3: Timing of Bus Shunt Method Slave Node Position Detection

3.4.9 Timing in the SNPD node

To secure the sequence, in each BSM slave node the same sequence has to start.




Figure 3-5: Timing diagram of the SNPD node

3.4.10 Timing including tolerances

As defined in the LIN specification [1], section 6.3, a tolerance of the oscillator frequency from slave to slave is allowed. Therefore, a certain safety margin has to be taken into account when calculating the timing of the different steps.




Figure 3-6: Timing diagram including tolerances

3.5 SUB FUNCTIONS

The SNPD sub function IDs for the Bus Shunt method are summarized in the table below.

SNPD sub function	Description	SNPD Sub function ID
BSM Initialization	All BSM-nodes enter the un-configured mode	0x01
Next NAD	Informing all slaves about the next NAD	0x02
Store NAD	Store the assigned NADs in to the NVM of the slaves, if available	0x03
BSM finished	Informing all slaves that the procedure is finished	0x04

Table 3-4: SNPD Sub Function IDs of the Bus Shunt Method

Note

With the Bus Shunt Method, the implementation of SNPD sub functions 0x01, 0x02 and 0x04 is mandatory. There is no SNPD response to the BSM sub functions, only addressed slaves response to a request.

3.6 CONFIGURATION FLOW

Beginning with the BSM- Initialization, all SNPD nodes with BSM capability start their measurement sequence within the next break field.

Beginning with the “BSM initialization”-request SNPD sub function 0x01, all nodes capable of using the Bus Shunt Method are going into their “BSM- Mode” and start with each break field the BSM sequence. Within the command “Next NAD” sub function 0x02 all BSM slaves will be informed about the next NAD. The SNPD node which was the last not addressed node in the line, takes the NAD in to his RAM and this node can now response to this NAD. The Master sends now the “Next NAD” sub function 0x02 with the next NAD information and so on. With the command “Store NAD” sub function 0x03, all slaves with available NVM, store the NAD information in their NV-Memory. With the command “BSM Finished” sub function 0x04, all slaves stop their BSM sequence and they will not react to the 0x02, 0x03 and 0x04 sub function anymore, until the command “BSM initialization” sub function 0x01 is broadcasted again. Each node that has been configured (got a NAD) remains passive during the remaining BSM sequence. With this method the SNPD nodes are successively configured from the first SNPD node to the last SNPD node (closest to the master). While the addressing is ongoing, the master can optionally send other LIN commands, but only those BSM sequences with the PDU content is equal to the command “Next NAD” are valid.






Figure 3-7: Configuration flow of the Bus Shunt Method

3.6.1 Position detection flowchart



3.6.2 Measurement position detection flowchart



3.6.3 BSM Setup Flow in Detail

BSM Initialization

Assign NAD via SNPD Request

Header 0x3C	+	NAD	PCI	SID	D1	D2	D3	D4	D5
		Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	unused
		0x7f	0x06	0xb5	0xff	0x7f	0x01	0x02	0xff

All SNPD slaves with BSM capability start their measurement sequence with the next break field

Optional: other (standard) LIN Messages

Assign NAD to slave 1

Assign NAD via SNPD Request


Header 0x3C	+	NAD	PCI	SID	D1	D2	D3	D4	D5
		Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	New NAD
		0x7f	0x06	0xb5	0xff	0x7f	0x02	0x02	New NAD for Slave_1

All SNPD slaves with BSM capability start their measurement sequence within the break field; after the break field the selected SNPD slave takes the NAD for slave 1

Optional: other (standard) LIN Messages

Assign NAD to slave n

Assign NAD via SNPD Request




NAD	PCI	SID	D1	D2	D3	D4	D5
Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	New NAD
0x7f	0x06	0xb5	0xff	0x7f	0x02	0x02	New NAD for Slave_n

All SNPD slaves with BSM capability start their measurement sequence within the break field; after the break field the selected SNPD slave takes the NAD for slave n

Optional: other (standard) LIN Messages

Assign NAD to slave n+1

Assign NAD via SNPD Request




NAD	PCI	SID	D1	D2	D3	D4	D5
Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	New NAD
0x7f	0x06	0xb5	0xff	0x7f	0x02	0x02	New NAD for Slave_n+1

All SNPD slaves with BSM capability start their measurement sequence within the break field; after the break field the selected SNPD slave takes the NAD for slave n+1

Optional: other (standard) LIN Messages

Store NAD in slave (Optional)

Assign NAD via SNPD Request



NAD	PCI	SID	D1	D2	D3	D4	D5
Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	unused
0x7f	0x06	0xb5	0xff	0x7f	0x03	0x02	0xff

All SNPD slaves with BSM capability store their new NAD from the RAM in to the NVM, if available.

Optional: other (standard) LIN Messages

Assign NAD Finished

Assign NAD via SNPD Request

Header 0x3C	+	<table border="1" style="border-collapse: collapse; width: 100%;"> <thead> <tr> <th>NAD</th> <th>PCI</th> <th>SID</th> <th>D1</th> <th>D2</th> <th>D3</th> <th>D4</th> <th>D5</th> </tr> </thead> <tbody> <tr> <td>Initial NAD</td> <td></td> <td></td> <td>Supplier ID LSB</td> <td>Supplier ID MSB</td> <td>Function ID LSB</td> <td>Function ID MSB</td> <td>unused</td> </tr> <tr> <td>0x7f</td> <td>0x06</td> <td>0xb5</td> <td>0xff</td> <td>0x7f</td> <td>0x04</td> <td>0x02</td> <td>0xff</td> </tr> </tbody> </table>	NAD	PCI	SID	D1	D2	D3	D4	D5	Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	unused	0x7f	0x06	0xb5	0xff	0x7f	0x04	0x02	0xff
NAD	PCI	SID	D1	D2	D3	D4	D5																			
Initial NAD			Supplier ID LSB	Supplier ID MSB	Function ID LSB	Function ID MSB	unused																			
0x7f	0x06	0xb5	0xff	0x7f	0x04	0x02	0xff																			

All SNPD slaves with BSM capability stop their measurement sequence in the break field

3.7 EXAMPLE OF SETUPS OF A LIN BUS SYSTEM WITH BSM

Remark:

1. The following calculations are done with corner values
2. The transceiver in the master has to allow 40mA for 9 T-Bit times after 4 T-Bit times after the falling edge of the break field.

3.7.1 Calculation of the pre selected slaves for step 5 + 6

To calculate the corner situation it is necessary that we use the maximal threshold level and the smallest current out of current source 1 for the pre-selection.

Threshold value $I_{Diff2-1}$	Condition Current source 1	Calculation of the number of pre selected slaves	Pre selected slaves		
			min	type	max
Min = 2,3 mA Type = 2,6 mA Max = 2,9 mA	Min = 1000 μ A Type = 1100 μ A Max = 1240 μ A	I_{Diff} ----- current of current source 1	1		3

Table 3-5: Calculation of pre selected slaves

3.7.2 Reference calculation of a system with 15 Standard- slaves

No.	Parameter	Condition $V_{bat} = 18V$	$R_{Master} = 900 \Omega$	$R_{Master} = 1100 \Omega$
1		Standard Nodes = 15 $R_{Slave} = 20 k\Omega$	13,5 mA	13,5 mA
		BSM- Nodes = 0 $I_{CS1} = 1,24 mA$	0 mA	0 mA
	I_{R_Master}		20 mA	16,4 mA
	I_{Bus_DOM}	Current in the master transceiver	33,5 mA	29,9 mA

Table 3-6: Calculation of a system with 15 Standard- slaves

3.7.3 Calculation of a system with 15 BSM- slaves

No.	Parameter	Condition $V_{bat} = 18V$	$R_{Master} = 900 \Omega$	$R_{Master} = 1100 \Omega$
1	Step 3 + 4	Standard Nodes = 0 $R_{Slave} = 20 k\Omega$	0 mA	0 mA
		BSM- Nodes = 15 $I_{CS_1} = 1,24 \text{ mA}$	18,6 mA	18,6 mA
	I_{R_Master}		20 mA	16,4 mA
	I_{Bus_DOM}	Current in the master transceiver	38,6 mA	35,0 mA

2	Step 5 + 6	Standard Nodes = 0 $R_{Slave} = 20 k\Omega$	0 mA	0 mA
		$I_{CS_1} = 1,24 \text{ mA}$ BSM- nodes = 3 1)	3,72 mA	3,72 mA
		$I_{CS_2} = 3,85 \text{ mA}$ BSM- nodes = 3 1)	11,55 mA	11,55 mA
	I_{R_Master}		20 mA	16,4 mA
	I_{Bus_DOM}	Current in the master transceiver	35,27 mA	31,67 mA

Table 3-7: Calculation of a system with 15 BSM- slaves

1) Maximum Number of pre selected BSM-nodes (see calculation of pre-selected slaves)

3.7.4 Calculation of a system with 5 standard- and 10 BSM- slaves

No.	Parameter	Condition $V_{bat} = 18V$	$R_{Master} = 900 \Omega$	$R_{Master} = 1100 \Omega$
1	Step 3 + 4	Standard Nodes = 5 $R_{Slave} = 20 k\Omega$	4,5 mA	4,5 mA
		BSM- Nodes = 10 $I_{CS_1} = 1,24 mA$	12,4 mA	12,4 mA
	I_{R_Master}		20 mA	16,4 mA
	I_{Bus_DOM}	Current in the master transceiver	36,9 mA	33,3 mA

2	Step 5 + 6	Standard Nodes = 5 $R_{Slave} = 20 k\Omega$	4,5 mA	4,5 mA
		$I_{CS_1} = 1,24 mA$ BSM- nodes = 3 1)	3,72 mA	3,72 mA
		$I_{CS_2} = 3,85mA$ BSM- nodes = 3 1)	11,55 mA	11,55 mA
	I_{R_Master}		20 mA	16,4 mA
	I_{Bus_DOM}	Current in the master transceiver	39,77 mA	35,77 mA

Table 3-8: Calculation of a system with 5 standard and 10 BSM- slaves

1) Maximum Number of pre selected BSM-nodes (see calculation of pre-selected slaves)

3.8 LIMITATIONS IN USE

The Bus Shunt Method has following constraints and is not fully LIN 2.1 compliant in the following aspects:

1. During the configuration period the transceiver in the master must be capable to drive at least 40 mA at all allowed supply voltages for $9 \cdot T_{\text{BIT}}$ times – $4 \cdot T_{\text{BIT}}$ times after the falling edge of the break field.
2. Ground Shift Reduction. The used number of installed shunts in the system reduces the overall ground shift tolerance as well as V_{BAT} -Shift exceed the tolerances stated in the table below.

Number of Shunts (1.25Ω max)	GND Shift tolerance [%V _{BAT}]	V _{BAT} Shift tolerance [%V _{BAT}]
0	10	10
1	9.8	9.89
2	9.65	9.8
3	9.49	9.71
4	9.32	9.62
5	9.15	9.53
6	8.97	9.43
7	8.78	9.33
8	8.58	9.22
9	8.38	9.11
10	8.17	9.00
11	7.95	8.88
12	7.72	8.76
13	7.48	8.64
14	7.24	8.51
15	6.98	8.38

Table 3-9: Ground- and V_{BAT} shift Tolerances depending on the number of nodes